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PROGRAMMABLE VOLTAGE-OUTPUT 
FLOATING-GATE DIGITAL TO ANALOG 
CONVERTER AND TUNABLE RESISTORS 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
2 
capacitor sizes. When embodied in CMOS technologies, the 
value of the capacitor 122 substantially corresponds to the 
size of the capacitor 122. Thus, using the embodiment 
above, C2 takes up approximately twice the surface area as 
C1 . Furthermore, larger capacitors consume more power as 
it takes more power to charge the capacitor. Thus, since each 
bit of resolution requires an additional capacitor leg in the 
ladder network 120, each successive bit of resolution sig-
nificantly increases the space and power requirements of the 
This application claims priority of U.S. Provisional Patent 
Application Nos. 60/676,413 and 60/676,414, both filed 29 
Apr. 2005, and U.S. Provisional Patent Application No. 
60/683,493, filed 20 May 2005, the entire contents and 
substance of which are hereby incorporated by reference. 
10 DAC. 
BACKGROUND 
In certain embodiments, DACs have been implemented 
using resistive networks, instead of capactive networks. 
Often, this is not a suitable solution in CMOS because such 
resistors typically have large footprints, consume a large 
1. Field of the Invention 
The present invention relates to a digital-to-analog con-
verter and, more particularly, to a compact, low-power, 
digital to analog converter employing floating-gate technol-
ogy. 
15 amount of power, and tend to be inaccurate. In standard 
CMOS technology, resistors are implemented by utilizing 
passive devices such as polysilicon, diffusion, or well strips. 
These resistors typically consume large chip areas to realize 
high resistance values and further require laser trimming or 
20 other trimming techniques to achieve precise values. 
2. Description of Related Art 
It is often desirable to convert signals between the analog 
and digital domains. For example, most audio files are stored 
Accordingly, there is a need in the art for a DAC that is 
smaller than conventional DACs. 
Additionally, there is a need in the art for a DAC that 
consumes less power than conventional DACs. 
Additionally, there is a need in the art for a DAC that 
provides high resolution without requiring great surface area 
on a silicon substrate. 
in digital form, such as MP3s and compact disks. These 
digital files must be converted to an analog signal in order 25 
to be heard through a speaker. This transformation is typi-
cally carried out using a digital to analog converter 
("DAC"), which converts digital signals into analog signals. Additionally, there is a need in the art for a DAC that has 
a fixed surface area requirement for each leg of the ladder 
30 network. 
Today, DACs are used in numerous applications. Often, it 
is desirable for the DACs to be small, fast, accurate, and 
consume a small amount of power. For example, it is 
generally desirable for MP3 players to be very small and to 
have a long battery life. In order to accomplish this, it is 
desirable to optimize each component to reduce its size and 
Additionally, there is a need in the art for resistors to be 
implemented in a smaller footprint. 
Additionally, there is a need in the art for tunable CMOS 
resistors that are easy to manufacture and provide high 
its power consumption. 35 accuracy. 
Using conventional DACs, designers may not be able to 
provide a suitably small and efficient product without sac-
rificing quality and performance. Customers, however, 
desire superior products in small packages. Hence, in many 
DAC applications designers sacrifice speed and accuracy for 40 
size. 
BRIEF SUMMARY 
The present invention provides a digital to analog con-
verter (DAC) using floating-gate technology. Various 
embodiments of the present invention overcome the defi-
ciencies in the prior art, by providing a small, low power, 
and accurate DAC suitable for fabrication in standard 
CMOS technologies. 
In an exemplary embodiment, the digital to analog con-
verter includes an operational amplifier, and a plurality of 
ladder elements. Each ladder element includes an epot for 
providing a voltage, a capacitor, and a switch for selecting 
a first voltage or a reference voltage as a selected voltage. 
FIG. 1 is a schematic diagram illustrating a conventional 
DAC 100. As shown in FIG. 1, a DAC 100 may include an 
operational amplifier ("op-amp") 110 connected to a ladder 
network 120 of capacitors (C1 -Cn) l22a-d (collectively 45 
122). Each capacitor 122 in the ladder network 120 is 
connected in parallel to each other capacitor 122 and is 
connected through a bit selection switch l30a-d (collec-
tively 130) to a reference voltage CV ref) on one end and to the 
inverting input 114 of the op-amp 110 on the other end. The 
reference voltage is also connected to the non-inverting 
input 112 of the op-amp 110. The op-amp 110 in the DAC 
100 is typically configured as in integrator with a feedback 
capacitor Cf 124 connected between the output 116 of the 
op-amp 110 and the inverting input 114. 
50 The epots may provide the selected voltage to the input of 
the capacitor. The output of the ladder elements are coupled 
to the inverting input of the operational amplifier. 
In operation, each leg of the ladder network 120 repre-
sents one bit of data. The capacitors 122 may be selected so 
that the voltage measured at the output of the op-amp 110 is 
a predetermined value when only that capacitor is selected 
in the circuit 100. In order to achieve desired results, the 
capacitors 122 are typically selected such that each succes-
sive capacitor in the ladder has a capacitance double the one 
before it. Thus, in such an embodiment, C1 equals a prede-
termined base value and C2 =2C1 ; C3=4C1 ; C4 =8C1 ; and 
cnr-lcn. 
The increase in value of the capacitor 122 for each 
successive bit of resolution results in increasingly larger 
In another exemplary embodiment, the digital to analog 
converter includes an operational amplifier, and a plurality 
55 of ladder elements. Each ladder element includes a floating 
gate tunable resistor, and a switch for alternatively connect-
ing the input of the floating gate tunable resistor to either a 
first voltage or to a second voltage. The output of the ladder 
elements are connected to the inverting input of the opera-
60 tional amplifier. 
In an exemplary embodiment, a floating gate tunable 
resistor may include a prograniming circuit having a first 
floating gate transistor with a first source, a first floating 
gate, and a first drain. The floating gate tunable resistor can 
65 further include a resistor circuit having a second floating 
gate transistor with a second source, a second floating gate, 
and a second drain. The first floating gate of the program-
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ming circuit and the second floating gate of the resistor 
circuit are electrically coupled together. 
These and other objects, features and advantages of the 
present invention will become more apparent upon reading 
the following specification in conjunction with the accom-
panying drawing figures. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram illustrating a conventional 
digital to analog converter. 
FIG. 2 is a schematic diagram illustrating a digital to 
analog converter, in accordance with an exemplary embodi-
ment of the present invention. 
FIG. 3 is a schematic diagram illustrating another digital 
to analog converter, in accordance with an exemplary 
embodiment of the present invention. 
FIG. 4 is a schematic diagram of an electronic potenti-
ometer, for use in an exemplary embodiment of the present 
invention. 
FIG. 5 is a schematic diagram of a one-bit circuit, in 
accordance with an exemplary embodiment of the present 
invention. 
FIG. 6 is a schematic diagram illustrating a digital to 
analog converter having a tunable resistor ladder network, in 
accordance with an exemplary embodiment of the present 
invention. 
FIG. 7 is a schematic diagram illustrating a programmable 
floating gate resistor, in accordance with an exemplary 
embodiment of the present invention. 
FIG. 8 is a schematic diagram illustrating another pro-
grammable floating-gate resistor with improved linearity, in 
accordance with an exemplary embodiment of the present 
invention. 
FIG. 9 is a schematic diagram illustrating another pro-
grammable floating-gate resistor, in accordance with an 
exemplary embodiment of the present invention. 
FIG. 10 is a schematic diagram illustrating an additional 
floating-gate resistor, in accordance with an exemplary 
embodiment of the present invention. 
FIG. 11 is a schematic diagram illustrating another float-
ing-gate resistor, in accordance with an exemplary embodi-
ment of the present invention. 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS 
To facilitate an understanding of the principles and fea-
tures of the invention, it is explained hereinafter with 
reference to its implementation in illustrative embodiments. 
In particular, the present invention is directed toward a 
digital to analog converter. 
Referring now to the figures, wherein like reference 
numerals represent like parts throughout the several views, 
exemplary embodiments of the present invention will be 
described in detail. Throughout this description, various 
components may be identified having specific values, these 
values are provided as exemplary embodiments and should 
not be limiting of various concepts of the present invention 
4 
DAC. The incorporation of epots 210 into the DAC circuit 
200 allows the voltage input for each capacitor 242a-d 
(collectively hereafter "242") in the ladder network 240 to 
be customized. Specifically, by customizing the input volt-
age to each capacitor 242, the DAC may be implemented 
using a substantially constant size capacitor on each leg 225 
of the ladder network 240. Thus, rather than feeding a 
constant voltage source through ever increasing capacitor 
sizes, similar, or improved, results may be achieved by 
10 feeding a varying input voltage through substantially equal 
capacitors. While it may be preferable for the capacitors 242 
to be nearly equal in size, the benefits of the present 
invention may be realized with capacitors 242 having some 
15 variation in size and value. For example, the various capaci-
tors may vary by 25%, however, it is typically preferable for 
each capacitor to be within 5% of one another. The results 
achieved are significant for many reasons. First, each leg (or 
ladder element) 225 (e.g., first ladder element 225a, second 
20 ladder element 225b, etc.) of the ladder network 240 is of a 
substantially equal size. Second, the power consumed by 
each leg 225 of the ladder network 240 is similar. It should 
be noted that, due to the constant size of each leg 225 of the 
ladder network 240, the n'h bit of precision consumes 
25 approximately the same amount of space as the 1st bit. Thus, 
those of ordinary skill in the art will appreciate that higher 
orders of precision may be realized without greatly sacri-
ficing space or power. 
30 In an exemplary embodiment of the present invention, the 
circuit of FIG. 2 may be fabricated using a 0.5 µm CMOS 
process. Results of the DAC circuit 200 show that the 
present invention may limit, if not eliminate, problems 
caused by an increase in element size/value, by using equal 
35 capacitance, thereby acquiring accurate results. 
The epots 210 incorporated into the design provide sev-
eral benefits and are useful for decreasing, or even elimi-
nating, issues resulting from device mismatch. For example, 
if the capacitors 242 in the ladder network 240 are signifi-
40 cantly different from one another, the epots 210 may be fine 
tuned to provide desired output voltages despite the inac-
curacies of the capacitors. The epots 210 provide dynami-
cally adjustable, non-volatile, on-chip reference voltages. 
The use of a plurality of epots 210 allows a distinct input 
45 voltage to be supplied to each of a plurality of capacitors 
242, rather than providing a fixed reference input voltage 
(i.e., Vref). This approach may improve the accuracy and 
speed of the DAC's performance, and may eliminate or 
reduce element spread and non-monotonicity. Relatively 
50 constant bias voltages can be achieved by using the epots 
210. In this way, reference voltages V 1 , V2 , V3 , and V4 , from 
the epots 210, can be programmed to minimize mismatch 
between the capacitors. Further, the epots 210 may be 
optimized to produce a desired output voltage through the 
55 op-amp 220 for each bit. 
as many comparable sizes and/or values may be imple- 60 
mented. 
As shown in FIG. 2, an op-amp 220 is connected to the 
ladder network. Each bit (al-a4) of the digital signal selects 
an input on a mux 230 to determine whether the voltage 
reference or the output of an epot will be fed to each 
respective capacitor 242. For example, bit al determines 
whether mux 230 will provide vrefor the output of epotl to 
capacitor C1 242a. The charges on each capacitor 242 are 
then added together and fed to the inverting input 224 of the 
op-amp 220. The op-amp 220 may be configured as an 
integrator and produces an output voltage Vout as a function 
of the charges on each capacitor in the ladder network and 
the reference voltage (Vref). 
FIG. 2 is a schematic diagram illustrating a four-bit 
Digital to Analog Converter (DAC) 200 in accordance with 
an exemplary embodiment of the present invention. The 
DAC illustrated in FIG. 2 overcomes the deficiencies of the 65 
prior art by providing an electronic potentiometer (hereafter 
"epot") to drive each capacitor in the ladder network of the 
US 7,280,063 B2 
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A wide range transconductance amplifier may be imple-
mented as the charge amplifier 220. V + and V- are input 
voltages of the amplifier 220, and V bias is a bias voltage of 
the amplifier 220. 
A switch 230 may be used to reset the output voltage. By 
using the circuit 200, two DAC configurations may be 
implemented. Preferably, a configuration with a plurality of 
capactiors having equal capacitance, e.g., C1=C2 =C3=C4 , is 
implemented. This configuration may reduce power con- 10 
sumption of the circuit 200, and further reduce size of the 
circuit 200. Alternatively, a ratio capacitance, like conven-
tional designs, e.g., C1 =2C2 =4C3=8C4 , may be imple-
mented, but such an embodiment may not reduce the power 
and size of the circuit 200 as effective as the equal capaci- 15 
tance configuration. 
The resolution of the four-bit DAC, shown in FIG. 2, may 
be directly extended to n-bits by increasing the number of 
capacitors 242 and epots 210 using the same ladder network 
240 relationship. The input capacitances together with input 20 
voltages sets the total charge stored at the inverting input 
224 of the amplifier 220. The total charge at the input side 
is the sum of the charges at each input capacitor. Also, the 
charge stored on the two capacitors in series should be equal, 
25 
therefore, the output voltage changes accordingly to com-
pensate for the charge stored in a feedback capacitor. 
There are at least two cases to consider from the circuit 
200: 1) when the switch 240 is closed, and 2) when the 
switch 240 is open. In the first case, multiplexers 230 30 
connect the capacitors 242 to the reference voltage (Vref) 
and the switch shorts the feedback capacitance (Cf) 244. In 
this way, all capacitors are discharged to the reference 
voltage CVref). In the second case, however, multiplexers 240 
can choose between reference and epot voltages, resulting in 35 
the desired output voltage. 
6 
the capacitances of the charge amplifier 220 circuit can be 
expressed as: 
n 
Q (. J Q Q "\' 2-u-11 total mput = f = ideal L....J Gj 
(1) 
i=l 
where ai is a digital bit, and QideaZ is an ideal stored charge 
in a first capacitance. Other input charges are weighted 
accordingly relative to QideaZ for the ideal operation of the 
DAC. In the above equation (1 ), if the charges are repre-
sented in terms of voltages and capacitances, then the output 
voltage can be formulated as: 
(2) 
For the binary-weighted capacitance (bwc) FGDAC, 
where C1=2C2=4C3 =8C4 =C6 wc' and C1=2C6wjK6wc' the 
output voltage of the circuit can be expressed as: 
(3) 
Also, for the equal capacitance ( eqc) FGDAC, where 
C1=C2=C3 =C4 =Ceqc' and Cf=Ceq)Keqc' the output voltage 
becomes: 
(4) 
Second, the binary-weighted and equal capacitance 
FGDACs can be characterized by deriving their static char-
acteristics in terms ofINL. INL can be found by considering 
the difference between the ideal and actual voltage output 
In an exemplary embodiment, the wide-range amplifier 
may be used as the charge amplifier 220, instead of a simple 
transconductance amplifier, as is often used in conventional 
DACs. Consequently, both the input voltage and the output 40 
voltage may be driven almost up to V dd' and almost down to 
ground, and conventional problems with V min may be lim-
ited, if not eliminated. In addition, the output current 
becomes independent of the output voltage. 
45 and can be expressed as: 
Implementation of this embodiment provides improve-
ments in INL (integral non-linearity) and DNL (differential 
non-linearity). By controlling voltages of the epot 210 with 
a twelve-bit analog to digital converter (ADC) connected to 
a computer, seven-bit linearity may be obtained for the 50 
binary-weighted capacitance floating-gate digital to analog 
converter (FGDAC) (FGDAC and DAC are used inter-
changeably hereinafter), and nine-bit linearity may be 
achieved with the equal capacitance FGDAC. This illus-
trates that more accurate results may be obtained by using 55 
less capacitance. In this manner, the large element spread in 
the binary-weighted capacitance FGDAC can be reduced, if 
not eliminated, and the linearity may be better controlled and 
improved, compared to conventional DAC circuits. 
INL(j) = (5) 
where j is a digital input code that determines the value of 
a,. In an exemplary embodiment, it can be assumed that the 
charges on the capacitors are weighted relative to Qideaz· In 
contrast to conventional designs, where the control of the 
INL value is limited to the tolerance of the capacitors and the 
LSB (least significant bit) value, FGDAC introduces another 
parameter, programmable input voltage (V,), to the INL 
calculation. Hence, the value of INL can be minimized or 
limited by optimizing Vi for each individual capacitor. 
One skilled in the art will appreciate that the epots can be 60 
programmed by various methods and systems. In an exem-
plary embodiment, as described, an ADC is employed in 
programming an epot. If advantages of the equal capacitance FGDAC over the 
binary-weighted capacitance FGDAC are shown in terms of 
65 the precision of programmability, then mathematics can 
further illustrate the analysis of linearity limitations of these 
designs. Hence, for the i'h bit, the design can be monotonic, 
These results can be illustrated mathematically by ana-
lyzing the static characteristics ofFGDACs. First, the output 
voltage of the FGDAC can be derived by employing basic 
concepts of the charge amplifier. Ideally, a charge stored in 
US 7,280,063 B2 
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ifthe error is less than half of the LSB. This can be expressed 
as: 
(6) 
where, for an n-bit resolution DAC, LSB may be defined in 
terms of the stored charge as follows: 10 
LSB = C (Vmox - VminJ 
f 2n -1 
(7) 
8 
by the op amp. Therefore, the conversion speed is generally 
determined by the capacitance, the switch resistance, and op 
amp parameters (the unity-gain bandwidth, the settling time, 
and the slew rate). 
The voltage gain, Avjs), of the op amp may be expressed 
as: 
(10) 
where AvjO) is the low-frequency differential voltage gain, 
GB is the unity-gain bandwidth, and i: is the time constant 
where V max and V min correspond to the output voltages for 
digital input codes with all zeros and all ones, respectively. 
Incorporating this into equation (6), the result is: 
15 of the op amp. By utilizing the small signal model and 
equation (10), the frequency response of the overall system 
becomes a second order function that may be represented for 
AvjO)>>l as follows: 
!2( V;(actual)- V;(ideal)) < __ 1_ 
CJ Vm"' - Vmin 2(2n -1) 
(8) 
20 
If the second term is defined as a precision of program- 25 
mability, P, then the final expression becomes: 
c1 1 P<----
C; 2(2n -1) 
(9) 
In this expression, P can be an indication of INL for the i'h 
30 
Vou1(s) 1 
-V-,n-(s-) = - Ho 71 _+_( r_1_+_r_2_)s_+_r_1_r-2s~2 
(11) 
where the low frequency gain is H0 =C/Cf and i:1 may be 
expressed in terms of i: of the op amp, and i:2 may be 
represented in terms of resistance and input capacitance as 
follows: 
(12) 
bit selected, and a measurement of the precision needed to 
compensate for the error. 
In equation (9), the precision of programmability is lim-
ited by C,. In a worst case of the binary-weighted FGDAC, 
35 where Req is the sum of the resistance of a switch and the 
output resistance of an epot. As the epot output resistance is 
dominant relative to the switch resistance, it may be 
assumed that the equivalent resistance is the epot output as the MSB (most significant bit) capacitance increases with 
the resolution of DAC, P drops inversely, which means a 
precise input voltage is required to increase the linearity of 40 
the FGDAC. 
For the equal capacitance FGDAC, P depends on the 
value of the capacitance, but not on the resolution of the 
FGDAC. Therefore, the precision of programmability of the 
equal capacitance FGDAC is limited by the precision of the 45 
input voltage. 
resistance. Moreover, the load capacitance that DAC ampli-
fier sees from the output node can be expressed as: 
(13) 
where CL is the load capacitance introduced by the next 
stage. CLoad may be valued close in value to C, for relatively 
50 small values of CL. Therefore, these two i: values (i:1 , i:2 ) can 
be equally effective in determining the step response of the 
system. Assuming that the system is overdamped, the step 
response of the system for t>O can be expressed as: 
In order to understand the results of the measurements in 
terms of the derived mathematical expressions, data may be 
analyzed in consideration of an experimental setup. First, the 
equal capacitance FGDAC is composed of capacitors that 
have the same capacitance as the LSB capacitor of the 
binary-weighted FGDAC. Second, for these four bit reso-
lution FGDACs, input epot voltages may be programmed 
utilizing a twelve bit DAC, which may preferably operate 
between ±5V. Assuming that the output voltages of the 55 
FGDACs have a range of approximately 2.5V, which cor-
responds to a ten bit voltage control range, nine bits of 
linearity may be obtained with the equal capacitance 
FGDAC. For the same conditions, the binary-weighted 
capacitance FGDAC may yield seven bit linearity, which is 60 
expected to be less than that of equal capacitance FGDAC. 
Hence, the MSB capacitor of the binary-weighted FGDAC 
is approximately eight times larger than the sum of the sizes 
of the capacitors of the equal capacitance FGDAC embodi-
ment. 
Another DAC metric to consider is its dynamic behavior. 
Speed of the conventional charge amplifier DAC is limited 
(14) 
If the epot is biased such that gm >>gm , then the amplifier 
of the DAC becomes the limiting'factoii~ the calculation of 
the conversion time. Also, if the load capacitance C1oad""C, 
is approximated, then it becomes easy to determine the 
conversion time. In order to assure an error free operation, 
65 the output voltage is preferably within 0.5 LSB of the final 
output voltage before the end of the conversion time. Then, 
extracting the conversion speed for the binary-weighted and 
US 7,280,063 B2 
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equal capacitance FGDAC becomes possible. For this pur-
pose, the worst case is considered for the binary weighted 
FGDAC, in which the selected i'h bit is the MSB. Hence, the 
conversion speed may be expressed as: 
(15) 
10 
300 is designed to provide low-power and compact DACs 
that may be integrated with larger systems. 
Even though the design of the FGDAC is slightly different 
than conventional DACs, it is still functionally the same. A 
digital input word controls the desired voltage output by 
switching the individual capacitors between the reference 
voltage CVref) and the corresponding epot output. This may 
result in a charge on the input side of the charge amplifier, 
which then amplifies the signal to produce a voltage output 
10 that may be expressed as: 
The above expression (15) shows that as the resolution of the 
DAC increases, the conversion time for the binary weighted 
capacitance FGDAC increases as well. The equal capaci-
tance FGDAC is not affected by the resolution of the DAC. 
15 
(16) 
where vref is the reference voltage, cf is the feedback 
capacitor, V, is the epot output voltage, and a, is the digital 
input bit. 
In this embodiment, equal sized input capacitors may be 
used together with a feedback capacitor. The feedback 
capacitor (Cf) has a value preferably approximately double 
the value of the input capacitor. 
Referring now to FIG. 3, a schematic diagram of a DAC 
circuit 300 is illustrated, in accordance with another exem-
plary embodiment of the present invention. The DAC 300 
overcomes the deficiencies of the prior art by providing an 
epot 310 to drive each capacitor 242 in the ladder network 20 
of the DAC 300. Like circuit 200, the epot 310 enables the 
voltage input for each capacitor 242 in the ladder network 
240 to be customized. Consequently, the implementation in 
circuit 300 with the epot 310, results in a smaller footprint 
design, and a lower power consumption circuit. 25 In an exemplary embodiment, the area used for an indi-
vidual ladder network is summarized in Table I. A major 
contribution of area comes from the epots 310, which may 
be further reduced by eliminating additional digital selection 
and compensation circuitry. The compensation circuitry is 
Also, in an exemplary embodiment, the circuit 300 may 
provide a compact and low-power ten-bit FGDAC. One 
skilled in the art will appreciate that the number of bits of 
resolution on the FGDAC is contingent on the number of 
capacitors of the ladder network. Nonvolatile floating-gate 30 
voltage references may be utilized to build a charge ampli-
fier DAC architecture. Accordingly, this exemplary embodi-
ment may limit, if not eliminate, large element spread and 
resolution trade-off in the traditional design of charge ampli-
fier voltage-output DACs. 35 
The circuit 300 may be preferably fabricated in a 0.5 µm 
CMOS process, wherein the total area is approximately 
0.0522 mm2 . Data indicates that INL and DNL values less 
than ±0.5 LSB (0.68 mV) can be achieved. This improve-
ment enables digital to analog conversion with program- 40 
mable linearly, or nonlinearly spaced levels. 
utilized to minimize the effect of the digital selection circuit 
on the epot output voltage during programming. Compen-
sation circuitry can be removed to reduce area, but, as a 
result, may complicate the controllability of the epot output. 
TABLE I 
AREA USED FOR FGDAC AND ITS COMPONENTS. 
Epots Cap/switches DAC w/o epots DAC w/epots 
32,247 µrn2 8,867 µrn2 0.0199 rnrn2 0.0522 rnrn2 
TABLE II 
PROGRAMMED SPOT VOLTAGES (BUFFER OUTPUTS). 
Epotl Epot2 Epot3 Epot4 Epot5 Epot6 Epot7 Epot8 Epot9 EpotlO 
2.5948 v 2.5966 v 2.5997 v 2.6162 v 2.6296 v 2.6718 v 2.7860 v 2.9340 v 3.2698 v 3.9393 v 
The input voltages provided by the epots 310 may be 
adjusted to obtain the results conventionally achieved 
through capacitor sizing. Exemplary input value are shown 
The epot 310 may be used to obtain a dynamically 
reprogrammable, non-volatile, on-chip voltage reference 
which can be easily integrated with traditional DAC archi-
tectures in standard CMOS processes. Hence, the epot 310 
is a digitally programmable potentiometer, wherein a core of 
the epot 310 preferably includes a floating-gate transistor. 
55 in Table II. Because capacitor size is not a constraint in this 
embodiment, for a given power consumption, the speed of 
the DA Cs may be maximized by reducing the capacitor area. 
In an exemplary embodiment, the unit capacitor value may In the case of charge amplifiers 320, conventional designs 
require highly matched, scaled capacitor values, which often 
pose area/size concerns. A key element with respect to the 60 
size of these structures is the size of the binary-weighted 
capacitor array. Thus, reducing the size of the capacitor array 
may significantly improve the size characteristics of the 
DAC. 
The circuit 300 of FIG. 3 may comprise several sub- 65 
systems including, but not limited to, epots 310, an opera-
tional amplifier 320, and digital switches 330. The circuit 
be set to approximately 140 fF (femto-Farads). 
Epots 310 can provide a user-friendly method of analog 
programming, and can be configured into a large array 
structure. Hot-electron injection and Fowler-Nordheim tun-
nelling may be used to adjust the output voltage by changing 
the charge on a floating node. 
A schematic diagram of the epot 310, in accordance with 
an exemplary embodiment of the present invention, is illus-
trated in FIG. 4. The progrannning of the epot 310 may be 
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controlled via digital signals, which may enable the epot 310 
to be adjusted to within approximately 100 µV of a target 
voltage. Also, analog values may be successfully retained by 
epots 310 for long-term operations. 
Voltage references preferably have low noise, and epots 
310 have been shown to be suitable for such low noise 
applications. For static measurements, flicker noise may be 
a concern. The epots 310 may exhibit approximately 
µV 
3.6 y'Hz 
flicker noise. In addition, the thermal noise may be sup-
pressed to operate at high speeds with high SNR (signal to 
noise ratio), and the epots 310 can exhibit approximately 
thermal noise. 
Moreover, epots preferably drive large capacitive loads 
when integrated into the circuit 300. Therefore, the epot 
voltages may be buffered utilizing a two-transistor source 
follower with a current sink load. Depending on the power 
consumption requirement(s), the output resistance of the 
buffer can be tuned to allow operation at different speeds. 
An exemplary output amplifier 320 of the FGDAC circuit 
300 is a nine-transistor OTA (optical transconductance 
amplifier) operating in a subthreshold region. In this region, 
the amplifier 320 can yield high transconductance, band-
width (BW), and gain for a given current level. 
A time constant of the circuit 300 may be found by using 
the equivalent circuit 500 illustrated in FIG. 5 and can 
mathematically be shown as: 
(CL+ C2)(C1 +Camp)+ CLC2 
TFGDAC = 
(17) 
In the embodiment shown in FIG. 5, CL 514 is preferably 
approximately 400 fF (femto-Farads) (CL has a small value, 
as FGDAC is buffered before driving the signal off-chip), 
and the bias current is set to approximately 6 µA (biased in 
the moderate inversion region), giving very high GB while 
consuming very low power, in the µ W range. 
In an exemplary embodiment, the epots may be pro-
grammed to obtain a full linear range of approximately 1.36 
V, which can be increased by programming the epots to a 
different set of voltages. From the results of this transfer 
function, INL and DNL can be computed. 
Results show that within this limited full-scale range, the 
circuit 300 of FIG. 3 may yield ten-bit linearity having less 
than 0.68 mV quantization error. 
12 
as the feedback capacitance becomes smaller. Therefore, this 
limitation can be improved by increasing Cf in the epot. In 
addition, electron traps may be created through the injection 
and tunnelling processes and change the charge at the 
floating node. This sets another limit for the operation, but 
again can be easily minimized by increasing the capacitance 
at the floating node. 
Dynamic measurements of the FGDAC may be obtained 
by testing the performance of the DAC for sinusoidal and 
10 MSB (most significant bit) step inputs. Results indicate that 
the structure of the circuit 300 may be suitable for operating 
at high frequencies. Theoretically, the conversion speed of a 
traditional charge amplifier DAC design may be limited by 
the output amplifier. For improved performance and smaller 
15 area, the input and feedback capacitors of the FGDAC 
circuit 300 may be optimized, and therefore their effect on 
the speed may be effectively minimized. This architecture 
can be assumed to have two poles that are determined by the 
epots and the output amplifier. If the epot output is buffered 
20 before being supplied as an input, the primary pole comes 
from the amplifier. 
For instance, first, a step input at 1.5 MHz may be applied 
to the MSB (most significant bit) of the FGDAC, because 
the large swing of this bit is a limiting factor for the speed 
25 of the FGDAC. The rise time of the step response is 
approximately 160 ns (nano-seconds), which is a known 
limitation of the output buffer. It is also known that other 
on-chip buffers and the test equipment may cause additional 
distortion, but the FGDAC exhibits promising performance 
30 over this range. Simulation results show settling times 
around 60 ns, which confirms that the output buffer is 
limiting the experimental performance. Second, applying a 
nine-bit sinusoidal input results in a seven-bit linear sinu-
soidal output. Again, a factor in the degradation of the 
35 linearity is the buffer, which may be minimized for on-chip 
system level implementations. 
FIG. 6 is a schematic diagram illustrating a DAC circuit 
600 implemented using a plurality of tunable floating-gate 
resistors 630-633, in accordance with another exemplary 
40 embodiment of the present invention. The DAC illustrated in 
FIG. 6 overcomes the deficiencies of the prior art by 
providing a plurality of tunable resistors in a ladder network 
640 to drive the charge amplifier 610. The incorporation of 
the tunable floating-gate resistors 630-633 enables the volt-
45 age for each ladder leg to be customized. The resulting 
solution has many of the same benefits as the embodiment 
illustrated in FIG. 2. 
Resistors created in silicon generally take up a large 
amount of space. Decreasing the size of resistors in silicon 
50 must sacrifice accuracy. Due to size constraints, resistors 
further can not be progranimed, as prograniming circuitry 
would only increase the amount of space consumed by the 
resistor. 
By linearizing floating-gate transistors to create "resis-
55 tors," resistor functionality can be provided with a smaller 
footprint. Furthermore, by providing tunable resistors in a 
DAC, each leg of an associated resistor ladder network may 
be customized to provide desired voltage feeds to a charge 
A limitation for higher linearity comes from the second-
harmonic distortion of the output buffer used for driving 60 
signals off-chip; linearity of the buffers, however, often is 
not an issue. Also, flicker noise in the signal path is another 
limiting factor for static measurements. Therefore, amplifi-
ers, as well as the epots, may be designed to exhibit low 
flicker noise. If the epots are designed to be smaller, the 65 
programming accuracy may become degraded. The effect of 
the charge at the floating node of the epot becomes higher, 
amplifier. Additionally, the creation of a tunable resistor 
element using floating-gate transistors creates vast opportu-
nities for providing resistor functionality in a smaller pack-
age in CMOS. 
Resistors are one of the most fundamental elements in 
analog very large scaled integration (VLSI) circuits, and 
frequently are incorporated into system-on-a-chip (SOC) to 
achieve different information processing. In standard CMOS 
technology, resistors are implemented by utilizing passive 
US 7,280,063 B2 
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devices such as polysilicon, diffusion, or well strips. These 
resistors typically consume large chip areas to realize high 
resistance values, and further require laser trimming or other 
trimming techniques to achieve precise values. In contrast, 
programmable CMOS resistors in accordance with an exem-
plary embodiment of the present invention, can serve as an 
alternative to these resistors and enable dynamic, high, and 
precise resistance values. Thus, these CMOS resistors real-
ize precise resistances while facilitating a reduction in 
system size and cost for the realization of precise resistors. 10 
When operating a MOS (metal-oxide semiconductor) 
transistor as a tunable resistive element in the triode region, 
it is desirable to suppress nonlinearities of the transistor by 
applying a function of the input signal to its body and/or its 15 
gate. The second order effects of a MOS transistor operating 
as a resistor can also be modeled. 
The second order effects of a MOS transistor can be 
identified as the fundamental quadric component due to the 
common-mode of the drain-to-source input voltage, the even 20 
ordered body effect, and the effective mobility degradation 
factor. These nonlinearities are mostly dependent on the 
common-mode voltage of the applied input signal and may 
be minimized by building common-mode feedback struc-
tures around a transistor. 25 
14 
linearization techniques can be utilized to suppress the 
nonlinearities of a MOS transistor and to design a tunable 
CMOS resistor. 
In contrast to other techniques, the common-mode strat-
egy offers a high linearity, but its implementation requires 
the use of a higher voltage than the supply voltage and 
increased resistor area to generate the well-feedback volt-
age. If high linearity is traded with a simplified design to 
suppress the fundamental quadratic component of transistor 
nonlinearity, then the gate linearization technique can be 
utilized to build a compact tunable resistor. Alternatively, the 
scaled-gate linearization technique can be adopted to a 
single MOS transistor in the triode region to alleviate the 
area and linearity issues of the tunable CMOS resistors. 
In order to analyze the scaled-gate linearization scheme, 
which is often realized by applying a scaled common-mode 
voltage to the gate terminal, the drain current of an nFET 
transistor in the strong inversion is expressed as: 
(18) 
where µ is the carrier mobility, C0 x is the gate capacitance 
per unit area, Wis the channel width, Lis the channel length, 
and v g' v d' v,, and v 6 are the gate, drain, source, body 
voltages (referenced to the ground), respectively. Similar to 
Tunable CMOS resistors can offer design flexibility in 
building precision and compact analog circuits. Therefore, 
tunable resistors are widely used in transconductance mul-
tipliers, highly linear amplifiers, tunable MOSFET-C filters, 
and the like. Additionally, the tunable CMOS resistors may 
achieve high and precise resistance values through the 
utilization of controllable MOS channel resistance. 
30 the drain current, the carrier mobility is also dependent on 
the terminal voltages and can be expressed in terms off and 
gas: 
µ = __ e________ _ 
1 + -[f(vg, vd, v,) - g(vb, vd, v,)] 
V,i, 
(19) 
Depending upon the chosen application, the tunable 
CMOS resistors are generally designed to have a highly 35 
linearity, area/power efficiency, and a wide tuning/operating 
range. While the linearity and operating range are typically 
featured for highly linear applications that require a high 
signal-to-noise and distortion ratio, the compactness, power 
consumption and tuning range are often concerns for ANN 
systems (Artificial Neural Network). The power consump-
tion and tuning range can be determined by an architecture 
adopted to implement a tunable resistor. In addition, a 
targeted operational frequency affects the total power con-
sumption of the circuit. Furthermore, a trade off between the 45 
area and linearity of the tunable CMOS resistors due to 
matching between the critical devices can determine the 
compactness of the design. 
40 where 8 is the mobility degradation factor, and f and g can 
be written as: 
ANN systems and other low-power and low-voltage 
applications usually require a design of a compact and 50 
tunable resistor that is less sensitive to mismatches, but is 
also suitable for the operation at low supply voltages. 
Moreover, these applications may achieve the required lin-
earity and tuning range with low power consumption. The 
CMOS resistor may employ a floating-gate MOS transistor 55 
operating in the triode region, and can further utilize a 
scaled-gate linearization technique to decrease its nonlin-
earities. In this resistor structure, a floating-gate transistor 
can be used to scale the input signals through its input 
capacitors and to store the charge at its floating-gate terminal 60 
to control its resistance. 
In a standard CMOS technology, a linearized tunable 
CMOS resistor can be designed by employing a linearization 
technique. Such techniques exploit MOSFET's square-law 
characteristic in the saturation region, or its resistive nature 65 
in the triode region. While the transistor operates in the 
triode region, the common-mode, gate, and scaled-gate 
(20) 
2y 3/2 3/2 g(vb, vd, v,) = 3 [(vd - Vb+¢) - (v, - Vb+¢) ] 
(21) 
where vc is the common-mode voltage and equal to (vd+vJ/ 
2, V FB is the flat-band voltage, cjJ is the surface potential, and 
y is the body-effect coefficient. If a body potential, v6 , is 
fixed at some bias potential, VB' then the fundamental 
quadratic component, v ds v c' and the body effect can be 
cancelled by applying a scaled common-mode voltage to the 
gate terminal. This is achieved by choosing the scale factor 
as: 
a=l+ r 
2-./(Vs+ifJ) 
(22) 
For a fixed body potential, VB' a becomes a process 
dependent parameter. While the variation in process param-
eters becomes a limiting factor for this technique, this can be 
overcome by tuning VB· After applying this technique, the 
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first order mobility dependence of the transistor dominates 
the distortion, and the drain current can be approximated as 
I _ µ~CoxW{[V V] B'y[Ve - Vr](v,i,v,)} d - --- G - T Vds -
L -./(Vs+¢) 
(23) 
where VG is the quiescent gate voltage, and µ10 and 8' are 
(24) 
10 
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fundamental quadratic effect of the drain and source volt-
ages and the body effect can be cancelled by applying a 
scaled common-mode voltage to the gate terminal. This can 
be achieved by choosing the scale factors as A.=l+y/(2 
/~), where y is the body-effect coefficient and cjJ is the 
surface potential. After applying this technique, the first 
order mobility dependence of the transistor can dominate the 
distortion, and the drain current can be approximated as: 
µ~Cox W { B'yv, } 
Id= ---[Ve - Vr]v,i, 1- . ~
L v(Vs +¢) 
(26) 
e' = e (25) 15 where C0 x is the gate capacitance per unit area, W is the 
channel width, L is the channel length, VG is the quiescent 
gate voltage, v ds is the drain-to-source voltage, v c is the 
common-mode voltage, (v ~v 8)/2. Also, V r=V FB+cp+y 
/\l~;:i:cj), µ'n =µ)(1 +8[V G-V FB-cp+y/~), and 8'=8/(1 + 
1 +e[ve-VFB-¢+y-./(Vs +¢)] 
This technique may be used to limit, if not eliminate, the 
fundamental quadratic term, and the body effect term. The 
input voltage range of this technique is determined by the 
triode condition, which is 
2 a(Vd + V,) 
V,i, < (2 _a) (Ve - Vr - (1 - a)V,) for Vg =Ve+ --2--. 
Therefore, this technique requires the design of a scale factor 
to minimize the nonlinearities, and the generation of a large 
VG to ensure the triode operation for given operating range. 
Still referring to FIG. 6, resistors R, 630-633 are tunable 
resistors, wherein i=O, 1, 2, 3. Resistor Rf 630/ is the 
feedback resistor, and resistor Re 630c can be used to obtain 
the full output voltage range and to tune the offset of the 
DAC. Voltage Ve 604 may be used to set a supply rail of the 
DAC. 
Variable resistors can be used, in the binary-weighted 
DAC, to obtain scaled currents and a full output voltage 
swing at the DAC output. The input resistors 630-633 can 
switch between ground and voltage reference vref 602 to 
generate the scaled currents. Further, Ve 604 and Re 630c 
may be used to obtain a larger output voltage range by 
creating an offset current. In addition, due to tunability of 
these resistors, Re 630c enables tuning of the offset of the 
DAC. 
In cases where accuracy is a design objective, highly 
matched passive resistors may be used to prevent degrada-
tion of DAC linearity. This requirement, however, necessi-
tates the use of large devices, which may be expensive in 
terms of area and can degrade the high frequency perfor-
mance. Instead of passive devices, tunable resistors may be 
used to alleviate matching and area requirements. 
This structure may be immune to resistor non-linearity, as 
the voltage across the resistors can assume two values. Due 
to the limited low frequency voltage gain of the amplifier, 
however, the voltage across the resistors can still vary by the 
error voltage, e=VjA0 , where V0 is the output voltage 
swing, and A0 is the low frequency voltage gain of the 
amplifier. When tunable resistors are incorporated into such 
a design, the nonlinearities of these resistors have to be 
suppressed to obtain a better DAC linearity. 
In the scaled-gate linearization technique area (i.e., size) 
and linearity issues of the tunable CMOS resistors may be 
allocated. The scaled-gate linearization scheme can be 
implemented by applying a scaled common-mode voltage to 
the gate terminal. For a fixed body potential, VB' the 
20 [V G-V FB-cp+y/~]) where V FB is the flat-band voltage 
and cjJ is the mobility degradation factor. Therefore, this 
embodiment can provide a design having a scale factor to 
minimize the nonlinearities, and the generation of a large VG 
to ensure the triode operation for given operating range. 
25 Further, this embodiment may decrease the footprint of 
DA Cs. 
FIGS. 7-10 are schematic diagrams of floating-gate resis-
tors (FGRs), in accordance with exemplary embodiments of 
30 
the present invention. FIGS. 8 and 10 are substantially 
similar, with FIG. 8 illustrating a more expanded view of the 
floating-gate resistor. FIG. 11 is a schematic diagram of a 
common mode circuit, as shown in FIG. 10. 
Each floating-gate resistor of FIGS. 7-10 includes a 
35 programming circuit 750 and a resistor circuit. The pro-
gramming circuit 750 for each floating-gate resistor is 
substantially the same. The resistor circuits, however, for 
each floating-gate design is different, thereby providing 
alternative embodiments having various linearized resistor 
40 characteristics. 
As shown in FIG. 7, the programming circuit 750 includes 
a programming transistor Mp 704. The programming tran-
sistor Mp 704 is preferably a floating-gate transistor. The 
source 704s of the programming transistor Mp 704 may be 
45 fed a voltage vs_PROG 702. The drain 704d of the program-
ming transistor Mp 704 is coupled to a multiplexer (mux) 
708, adapted to select between two or more programming 
voltage signals, i.e., V d FROG 710 and V d PROGN 712. Alter-
natively, the mux 708 may be omitted and the drain 704d 
50 may be driven directly by a programming signal. The 
programming signal may be selected using a programming 
selection signal, PROG 706. The gate 704g of the transistor 
704 of the programming circuit 750 is in communication 
with a tunneling voltage vtun 714, through a tunneling 
55 capacitor C,un 716. Notably, the gate 704g is a floating-gate 
and therefore is isolated. 
Additionally, the circuit 700 in FIG. 7 includes a resistor 
circuit 775 for operation with the programming circuit 750. 
This resistor circuit 775 operates as a programmable resistor, 
60 and does not consume additional power for the common-
mode computation. 
The resistor circuit 775 of FIG. 7 is coupled to the 
floating-gate in the programming circuit 750. The resistor 
circuit 775 includes a transistor MR 720. Like the program-
65 ming transistor Mp 704, the transistor MR 720 of the resistor 
circuit 775 is preferably a floating-gate transistor, and its 
gate 720g is coupled to the floating gate 704g of the 
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programming transistor Mp 704. A well 720w of the tran-
sistor MR 720 is fed with a well voltage V well 726. The 
source 720s of the transistor MR 720 is fed with a voltage 
source Vs 724, and is coupled to the gate 720g via a gate 
capacitor 718. Also, the drain 720d of the transistor 720 is 
fed a drain voltage V d 722, and is coupled to the gate 720g 
via another gate capacitor 719. 
18 
respectively. CMR consists of the gate-to-drain capacitor 
(Cgd), gate-to-source capacitor (Cgs) and gate-to-well 
capacitor (Cgw). In triode region, Cgs=aCd,, where a=l-
Vds(l+o)/(Vgs-V r) and o=y/(21~. As a part of CMR 
contributes to Cgu this effect can be taken into account when 
designing the circuit with large transistors. 
A charge on the floating-gate terminal can be tuned by 
As stated above, the gate 720g of the transistor 720 of the 
resistor circuit 775 is coupled to the gate 704g of the 
transistor 704 of the programming circuit 750. This coupling 10 
allows the gate charge on the programming resistor to 
determine the gate charge of the transistor MR 720. Thus, 
indirect programming of the transistor MR 720 may be 
achieved. 
employing an indirect programming scheme. In this scheme, 
a tunnelling junction capacitor and an additional PMOS 
transistor may be used to tune the charge on the floating-gate 
terminal without introducing additional switches in the 
signal path. The resistance of the FGR (floating-gate resis-
tor) is tuned by utilizing the Fowler-Nordheim tunnelling 
and hot-electron injection quantum mechanical phenomena. 
The circuit 700 can be designed to obtain a common-
mode voltage applied to the gate 720g, and to acquire the 
quiescent gate voltage while keeping the well 720w at a 
fixed potential. The common-mode voltage can be computed 
15 Vtun may be used to enable the tunnelling mechanism to 
decrease the number Of electrons. VsPROG and V dPROG may 
be used to create a desired voltage difference for the hot-
electron injection mechanism to occur to increase the num-
by using the gate capacitors (Cg), acting as feedback capaci-
tors, which can couple the drain voltage V d 722 and source 20 
voltage Vs 724 to the gate 720g. In addition, the charge 
stored at the gate 720g creates the required quiescent gate 
voltage. As a result, the gate voltage referenced to the well 
can be expressed as: 
ber of electrons on the floating-gate terminal. 
In addition to the programming circuit 750, the resistor 
circuit 775 comprising at least one transistor Mr 720, and 
two gate capacitors 718 and 719, resulting in a compact 
circuit 700. The scale factor chosen can minimize nonlin-
earities. There is no specific matching, however, between the 
Cg(V, + Vd) + Q 
Vwg = --------
2Cg + CMR +CMp +Ctun 
(27) 
where CMR and CMp are the oxide and overlap capacitance 
MR and Mp, respectively. Also, ctun is the tunnelling junc-
tion capacitance, and Mp is the injection transistor. In order 
to obtain the required common-mode voltage at the gate 
720g, cg should be larger than CMR' CMp and ctun so that the 
well-gate potential is close to: 
25 devices. Therefore, the total area may be optimized for the 
given application. Furthermore, since the computation can 
be achieved by utilizing the capacitive coupling and charge 
storage capabilities of the floating-gate transistors, no addi-
tional power consumption is needed. Hence, this feature 
30 may be useful for low-power applications. 
FIG. 8 is a schematic diagram illustrating a programmable 
floating-gate resistor having floating gate transistor well 
capabilities. As shown in FIG. 8, circuit 800 comprises the 
programming circuit 750 and a resistor circuit 875. The 
35 resistor circuit 875 is coupled to the floating-gate of the 
programming circuit 750. The resistor circuit 875 includes a 
transistor MR 802. Preferably, the transistor MR 802 is a 
floating-gate transistor. The floating gate 802g of the tran-
(28) 40 
sistor MR 802 is coupled to the floating-gate 704g of the 
programming circuit 750. The source 802s is fed with a 
source voltage Vs 804, and is coupled to the floating gate 
where V offset is the effect of the charge stored at the gate 
terminal. 
802g of the transistor MR 802, through a gate capacitor cg 
806. Additionally, the source 802s of transistor MR 802 is 
coupled to the input of buffer 812 through a well capacitor 
45 810. The drain 802d is connected to a drain voltage V d 814, 
and is coupled to the floating gate 802g of transistor MR 820 
through a second gate capacitor 816. Additionally, the drain 
802d is coupled to the input of the buffer 812 through a 
In contrast to the floating-gate implementations of the 
gate linearization and common-mode linearization tech-
niques, one of the input terminals of the FGR can be 
maintained at a fixed potential, or at AC ground. Use of a 
floating-gate transistor in this structure enables obtaining the 50 
scale factor and large gate voltages due to its capacitive 
coupling and charge storage capabilities. 
second well capacitor 818. 
The resistor circuit 875 also includes a programmable 
well circuit 885, connected to the input 812i. The program-
mable well circuit 885 includes a programming transistor 
820, which is preferably a floating-gate transistor. The 
source 820s of the programming transistor 820 may be fed 
The scale factor, a, may be obtained by sizing the tran-
sistors and capacitors connected to the floating-gate termi-
nal. Since the common-mode voltage and the scale factor in 
this structure are computed at the same time, the scale factor 
for this implementation can he redefined as x=a/2. With this 
implementation, x can be expressed as: 
Cg1 
x=-------
Cg1+Cg2+cp+cMR 
(29) 
where cgl and cg2 are the gate feedback capacitor and the 
trimming capacitor; CF and CMR are the parasitic capaci-
tance of the peripheral circuit and input capacitance of MR, 
55 an input signal Vs PROGN 822. The drain 820d of the 
programming transistor 820 is coupled to a multiplexer 
(mux) 824, adapted to select between two or more program-
ming voltage signals, i.e., V d FROG 826 and V d PROGN 828, 
using a selection signal PROGw. Alternatively, the mux 824 
60 may be omitted and the drain 820d may be driven directly 
by a programming signal. The gate 820g of the transistor 820 
of the programming well circuit 885 is coupled to a tunnel-
ing voltage vtun2 832, through a tunneling capacitor 834. 
Notably, the gate 820g is a floating-gate and therefore is 
65 isolated. The gate 820g is coupled to the input 812i of the 
buffer 812. An output 8120 of the buffer 812 is fed into the 
well 802w of the transistor MR 802. 
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Circuit 800 of FIG. 8 provides improved results in terms 
oflinearity, as compared to circuit 700. Feedback capacitors 
(Cw) in the circuit 800 may be used to compute the common-
mode voltage. Indeed, the circuit 800 utilizes a feedback 
voltage applied to the well 802w to further reduce the 
inherent nonlinearilies of a MOS transistor. ±Q can be used 
to express the progrannned charges at the gate terminals. 
MOS transistors have a symmetric nature that makes it 
possible to linearize channel resistance. Therefore, the drain-
to-source current of a MOS transistor can be expressed in 
terms of its terminal current and may be approximated as 
voltages symmetrically. A drain current of an n-type MOS-
FET in the strong inversion can be expressed as: 
(30) 
where µ0 is the carrier mobility, C0 x is the gate capacitance 
per unit area, Wis the channel width, Lis the channel length, 
8 is the mobility degradation factor, and v g' v d' v,, and v 6 are 
the gate, drain, source, body voltages (referenced to the 
ground), respectively. Also, the functions f and g can be 
written as: 
(31) 
(32) 
where V FB is the flat-band voltage, cjJ is the surface potential, 
and y is the body-effect coefficient. It can be shown that the 
body-effect and mobility degradation both depend on the 
common mode voltage, v c =(v a+vs)/2. Therefore, the linear-
20 
-continued 
' µo µ = 0 
l+e[vc-VFB-¢+y,,/Vs+¢ 
(36) 
The result shown in equation (36) may be considered 
significant, because the inherent nonlinearities of a MOS 
transistor can be reduced down to a cubic ordered term. With 
10 a reasonable selection of gate and bulk overdrive voltages, 
the linear region of a MOS transistor can be greatly 
extended. 
While this linearization technique is appealing in terms of 
the reduced harmonic distortion, building feedback struc-
15 tures to generate a common-mode voltage generally results 
in an increased number of components and thus increased 
power consumption. In addition, creating large overdrive 
voltages with fully integrated circuits using conventional 
processes is not a trivial task. These disadvantages limit the 
20 operation of a linearized MOS transistor and, therefore, the 
conventional approach has been to look for alternative 
linearization techniques. The introduction of floating-gate 
MOS transistors can effectively solve these problems by 
providing capacitively coupled gate connection, and an 
25 overdrive voltage that can be adjusted by using the hot-
electron injection and Fowler-Nordheim tunnelling mecha-
msms. 
The nonlinearities may be reduced down to cubic ordered 
distortion levels as shown in equation (36). With this struc-
30 ture operating in low frequencies, it is possible to keep cg 
large compared to the oxide and overlap capacitances of the 
transistors to keep the distortion in cubic ordered level. If the 
resistor circuit illustrated in FIG. 8, however, is designed to 
operate in high frequencies where any capacitive loading at 
35 the input terminals becomes a concern, then input terminals 
preferably are buffered, or alternatively Cg should be 
reduced. If Cg is reduced, an error term, E, is introduced to 
(25) to represent the scaling error of the common mode 
ity of a single transistor can be greatly improved by applying 40 
the common mode signal with the addition of corresponding 
quiescent voltage to the gate and body terminals, and these 
voltages can be expressed as: 
voltage, 
(37) 
Vd +Vs Vd +Vs 
vg =Ve+ -
2
- and vb= -Vs+ -
2
-
(21) 
If 8' is defined as: 
e' = e 
1 +e[vc-VFB-¢+y,,/(Vs +¢) 
(33) 
then it is known that for 8'<<1, the drain current can be 
approximated as: 
µ'C0 xW{ y(l+B'[Vc-Vr]) '} Id=-- [Vc-Vr](vd-v,)+ 3 (vd-v,) L 96'\/Vs +¢ 
(34) 
where: 
45 
Linearity of the device may degrade due to corresponding 
increase in the threshold voltage. The linearity can improve 
50 for decreased resistance values as increasing the gate over-
drive voltage also reduces the relative effect of the nonlin-
earities caused by the fixed well potential. Therefore, the 
well terminal of the device may be modulated with a 
common-mode signal. For low gate overdrive voltages, the 
55 linear range is small and the nonlinearities dominate the 
behavior of the floating-gate resistors. By employing the 
well feedback, however, and a high gate overdrive voltage 
the change in the resistance from can be kept less than 1 
percent for the input voltages changing from -5V to 5V. 
60 Another exemplary floating-gate resistor embodiment is 
illustrated in FIG. 9. As shown in FIG. 9, circuit 900 
includes a progrannning circuit 750 and a resistor circuit 
975. FIG. 9 is a preferred schematic diagram for the DAC, 
wherein a tunable floating gate resistor is implemented in the 
(35) 65 DAC. 
The resistor circuit 975 of circuit 900 is coupled to the 
floating-gate of the programming circuit 750. The resistor 
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circuit 975 includes a transistor MR 902, which is preferably 
a floating-gate transistor. The gate 902g of the transistor MR 
902 is coupled to the floating-gate 704g of the programming 
circuit 750. The well 902w may be fed with a well voltage 
V w 904. The source 902s of the transistor MR 902 is 
connected to a source voltage Vs 906, and is coupled to the 
gate 902g via a gate capacitor Cg1 908. A gate voltage Vg2 
910 may be fed to the gate 902g via a second gate capacitor 
cg2 912. The drain 902d of the transistor MR 902 is con-
nected to a drain voltage V d 914. 10 
As described, the gate 902g of the transistor MR 902 of the 
resistor circuit 975 is coupled to the gate 704g of the 
transistor 704 of the programming circuit 750. This coupling 
enables the gate charge on the programming circuit 750 to 
determine the gate charge of the transistor MR 902. Hence, 15 
indirect programming of the transistor MR 902 may be 
achieved. 
22 
A temperature dependence of the FGR can be found by 
ignoring the higher order terms in (37) and rearranging it as 
1/R=(µ'nCoxW/L)[V G-V rl· The temperature dependence of 
µ'n and v Tin this equation can expressed as µ'n =µ'n (TIT arm 
and V r=V 7'.-avrCT-Ta) where Ta is the reference0 tempera-
o 
ture, and m is the positive constant that ranges from 1.5 to 
2, and µ'n and V To are the temperature independent param-
eters. Also, avr is in the range of 0.5 to 4 mV/° C. Hence, 
the temperature coefficient of the FGR can be expressed as 
1 OR 1 oµ~ 1 bVr m a:vr 
--=---+---- =-----
ROT µn OT Ve - Vr OT T Ve - Vr 
(38) 
As a result, the temperature coefficient of the FGR can be 
tuned by changing VG· 
Preferably, one input terminal of the resistor may be 
maintained at a fixed potential. A scale factor may be chosen 
to minimize nonlinearities. In this embodiment, Cg and the 
input capacitance of MR are used to obtain the scale factor. 
Accordingly, V R 906, and V d 914 are the source and drain 
voltages of MR, respectively. Gate capacitor Cg1 908 is the 
feedback capacitor used for linearization, and gate capacitor 
Cg2 912 is the trimming capacitor. A charge on the floating 
gate is programmed by using the tunneling junction, tun-
neling capacitor ctun 716 is connected to vtun 714 and the 
injection transistor MP 704. VsF 702 and V dP are the source 
and drain voltages of transistor Mp 704, respectively. In 
addition, gate voltage V g 2 910 allows for tuning of the 
resistance. In this exemplary embodiment, source voltage Vs 
906 may be used as the input terminal, and drain voltage V d 
914 is fixed to a bias potential. 
The input capacitors, Cg1 and Cg2 , may be sized as 2016 
fF and 784 fF, respectively, to obtain a scale factor of 
20 x=0.72. The scaled resistors are implemented by using 
scaled transistors with W=l.2 µm, and L=2.4 µm, 4.8 µm, 
9.6 µm, and 19.2 µm. 
Long-term and short-term drift of the DAC can be helpful, 
as it determines DAC reliability. The short-term drift can be 
25 observed shortly after the floating-gate programming, and 
can be minimized by decreasing the number of injection 
pulses for the fine tuning of the devices. It can be observed 
that after programming the DAC for 15-bit accuracy, the 
linearity drops to around 14-bit. The effective threshold 
A scale factor, A, can size the transistors and capacitors 
connected to the floating-gate terminal. In this embodiment, 
a common-mode voltage and the scale factor are computed 
at the same time, thus the scale factor can be redefined as 
x=A.12, which can be expressed in terms of circuit parameters 
30 voltages of the FGRs can be obtained from their gate 
sweeps. It can be observed that this coefficient can be 
changed from -2500 ppm/° C. to 3300 ppm/° C. Long-term 
drift can be caused by the thermionic emission. The resis-
tance change over time can be found by using the following 
35 equation 
as 
gm(t) = <l>(t, T) + /3Vr [<l>(t, T) - 1] 
gm(to) gm(to) 
(39) 
40 
where 
45 
<l>(t, T) = exp[-tv.exp( ~~ )]. gm = 1 / R In this equation, Cg1 and Cg2 are the gate feedback capacitor 
and the trimming capacitor; CF, and CMR are the parasitic 
capacitance of the peripheral circuit and input capacitance of 
MR respectively. CMR consists of the gate-to-drain capacitor 
(Cgd) gate-to-source capacitor (CgJ and gate-to-well capaci-
is the conductance, v is a relaxation frequency of electrons 
50 in poly-silicon <PB is the Si-Si02 barrier potential, and k is 
the Boltzmann's constant. Worst case results can be obtained tor (Cgw). As Cgs can contribute to Cgu this effect may be 
taken into account when designing the circuit with large 
transistors. Moreover, the charge on the floating gate termi-
nal, and thereby the resistance of the FGR, may be tuned by 
utilizing the Fowler-Nordheim tunnelling and hot-electron 55 
injection quantum mechanical phenomena. This can be 
achieved by using a tunnelling junction capacitor and an 
additional pMOS transistor. For example, Vtun may be set to 
14\7, enabling the tunnelling mechanism to decrease the 
amount of electrons. VsF and V dP may be used to create the 60 
required voltage difference (from 5.5V to 8V) for the 
hot-electron injection mechanism to occur, thereby increas-
ing the amount of electrons on the floating-gate terminal. In 
addition, V g 2 may be used to tune the resistance of the FGR. 
When FGR stays in the triode region, V g 2 can alter the 65 
transconductance of the FGR linearly since it has a linear 
relation with the effective gate voltage. 
after a first stress test at 300° C. After the first stress test, the 
charge loss of the FGRs can decrease considerably. The <PB 
and v can be extracted as 0.9 eV and 60s- 1 . Based on this 
worst-case data, it can be calculated that the FGR resistance 
drifts 1.6 10-3 % over the period of 10 years at 25° C. 
FIG. 10 is a schematic diagram that illustrates another 
exemplary embodiment of a floating-gate resistor having a 
common mode circuit. The floating-gate resistor circuit 
1000, like the floating gate resistor circuits shown in FIGS. 
7-9, comprises the programming circuit 750 and a resistor 
circuit 1075. 
The resistor circuit 1075 shown in FIG. 10 is coupled to 
the floating-gate 704g in the programming circuit 750. The 
resistor circuit 1075 includes a transistor MR 1002. The 
source 1002s of the transistor MR 1002 is connected to a 
source voltage Vs 1004. The source 1002s is coupled to the 
US 7,280,063 B2 
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gate 1002g via a gate capacitor 1006, and is also coupled to 
an input of a common mode circuit 1008. The drain 1002d 
is connected to a drain voltage V d 1010, and is also coupled 
to the floating gate 1002g via a gate capacitor 1012, and is 
further coupled to an input of the common mode circuit 
1008. The output of the common mode circuit 1008 is 
connected to the well 1002w of the transistor MR 1002. 
In contrast to the circuits 700 and 900, the circuit 1000 
includes a feedback voltage applied to a well 1002w to 
further reduce the inherent nonlinearities of a MOS transis-
tor. The common-mode gate and well voltages can be 
computed by the gate capacitors 1006 and 1012. As the drain 
1002d and source 1002s are capacitively coupled to the gate 
24 
racy of the measurements is limited by the equipment, and 
therefore at most nine-bit linearity can be obtained. Also, 
another linearity test of these resistors can be performed 
with a sine wave that has different peak-to-peak amplitudes, 
in order to observe the degradation in the resistance for 
larger input voltages. 
A circuit 1100 of FIG. 11 comprises a highly linear source 
follower, programming circuitry, and input capacitors. The 
input capacitors compute the common-mode voltage and 
10 apply it to the input of the buffer. Vbias can be used to set the 
current through the circuit, and V cascade can suppress effects 
on the output voltage on the bias current. The computed 
common-mode voltage can be tracked by the buffer circuit 
of the buffer input shown in FIG. 11, a quiescent well 
potential is obtained by programming (in this case by 15 
tunnelling) the charge enough to obtain the voltage needed 
for the operation of the resistor. As a result, the nonlinearities 
may be reduced down to cubic ordered distortion levels as 
shown in (39). 
and then applied to the well. 
As one skilled in the art would recognize, the various 
circuits in FIGS. 7-10 illustrating floating-gate resistors can 
be selected based on design criteria and the desired benefits. 
Accordingly, it may be seen that a significantly more 
advantageous DAC may be provided in accordance with the 
If this embodiment is designed for low frequencies, then 
it is possible to make Cg large compared to the oxide and 
overlap capacitances of the transistors to keep the distortion 
in cubic ordered level. If, however, this resistor is designed 
to operate in high frequencies where capacitive loading at 
the input terminals becomes a concern, then input terminals 
are buffered, or Cg has to be smaller. In this case, an error 
term, E, is introduced to (39) to represent the scaling error of 
the common-mode voltage, 
µ'CaxW 
ld=-L-
(40) 
{ 
E: 2 2 y(l+B'[Vc-VrlJ 3 } [Ve - Vr](vd - v,)- -(vd -v,) + (vd -v,) 2 96'{/VB +if; 
20 present inventions. Those of ordinary skill in the art will 
recognize the significant benefits provided by the present 
invention. The DACs described herein provide substantial 
improvement over existing technology by providing a com-
pact accurate DAC that is scalable to high levels of resolu-
25 tion. One significant advantage of the present invention over 
existing technologies is the substantially constant footprint 
of each successive ladder leg of the DAC. Due to the tunable 
characteristics of the present invention, each ladder leg may 
be customized to provide desired outputs without necessi-
30 tating large components. Specifically, the capacitor network 
design allows high resolution designs without the inclusion 
of large footprint capacitors. This is accomplished using 
epots in series with a capacitor in each leg of the ladder 
circuit. The epots control the voltage fed its associated 
35 capacitor. 
In contrast to other resistors, voltage sweeps from circuit 
1000 may be more linear than the voltage sweeps of circuit 
700 and circuit 900. Further, circuit 900 may exhibit a more 
linear characteristic than circuit 700 does. Scaled gate !in- 40 
earization techniques can compensate for the fundamental 
quadratic component, and for the body-effect. 
Additionally, when the DAC is implemented with a 
tunable floating-gate resistor ladder network, as shown in 
FIG. 6, the resulting circuit yields a small footprint and 
easily scales to high resolution. 
The tunable floating-gate resistors that are described 
herein provide accurate resistances in CMOS technologies 
using standard CMOS fabrication techniques. Those skilled 
in the art will recognize that these resistors described herein 
are suitable for many applications, and are not limited to use 
It can be shown that the resistance of circuit 1000 can 
change more than the resistance of other circuits 700 and 
900, and may provide the best response in terms of linearity, 
among the three embodiments. Also, from -5V to +5\7, the 
resistance sweep of these resistors can exhibit small changes 
for smaller resistance values, and larger changes for larger 
resistance values. While decreasing the resistance of the 
floating-gate resistors, the quiescent gate voltage can be 
increased. In response, the transistor may stay in the deep 
triode region even for large differential input signals. More-
over, the nonlinearity of these structures can be a function of 
the quiescent gate voltage. This is true for circuit 1000, since 
(24) becomes very small for large gate voltages. 
45 in the DACs described. Specifically, these compact and 
highly accurate resistors fill a significant need in the art to 
provide resistive elements for numerous on chip applica-
tions, including CMOS applications. The DAC implemen-
tation described herein is merely an exemplary embodiment 
50 of the suitable uses for such resistors and those of skill in the 
art will appreciate that the resistors may be utilized in any 
CMOS application in which resistors are desired. 
While the invention has been disclosed in its preferred 
forms, it will be apparent to those skilled in the art that many 
55 modifications, additions, and deletions can be made therein 
without departing from the spirit and scope of the invention 
and its equivalents, as set forth in the following claims. 
Dynamic measurements of floating-gate resistors can be 
obtained by using an off-chip inverting amplifier having a 
corresponding feedback resistor (which matches the resis-
tance of on-chip resistors). Also, a 1 kHz sine-wave with 
2.5V offset and 1 V amplitude can be applied to the input 60 
terminal of the floating-gate resistors. Power spectrums may 
then be calculated. 
As expected, circuit 1000 results the most linear response 
as compared with circuits 700 and 900. Also, resistance of 
the floating-gate resistors may not change more than 65 
approximately 1 percent. While much higher linearity is 
obtainable with the embodiment of circuit 1000, the accu-
What is claimed is: 
1. A digital to analog converter comprising: 
an operational amplifier having an inverting input, a 
noninverting input, and an output; 
a first ladder element having a first epot for providing a 
first voltage, a first capacitor having a first capacitance, 
an input, and an output, and a first switch for selecting 
one of the first voltage and a reference voltage as a first 
selected voltage and for providing the first selected 
voltage to the input of the first capacitor; and 
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a second ladder element having a second epot for pro-
viding a second voltage, a second capacitor having a 
second capacitance, an input and an output, and a 
second switch for selecting one of the second voltage 
and the reference voltage as a second selected voltage 
and for providing the second selected voltage to the 
input of the second capacitor; 
26 
a programming circuit having a first floating gate transis-
tor with a first source, a first floating gate, and a first 
drain; and 
a resistor circuit having a second floating gate transistor 
with a second source, a second floating gate, and a 
second drain; 
wherein the first floating gate and the second floating gate 
are electrically coupled together. wherein the output of the first capacitor is connected to the 
output of the second capacitor and to the inverting input 
of the operational amplifier. 10 11. The digital to analog converter of claim 10, wherein 
the programming circuit further comprises: 2. The digital to analog converter of claim 1, wherein the 
first capacitance is substantially equal to the second capaci-
tance. 
3. The digital to analog converter of claim 1, wherein the 
first ladder element has a first size, and second ladder 15 
element has a second size, and the first size and the second 
size are substantially equal. 
4. The digital to analog converter of claim 3, wherein the 
operational amplifier, the first ladder element, and the sec-
ond ladder element are fabricated in CMOS. 
5. The digital to analog converter of claim 1, further 
comprising a feedback capacitor coupled between the invert-
ing input of the operational amplifier and the output of the 
operational amplifier. 
6. A digital to analog converter comprising: 
an operational amplifier having an inverting input, a 
noninverting input, and an output; 
20 
25 
a first ladder element having a first floating gate tunable 
resistor having a first impedance, an input, and an 
output, and a first switch for alternatively connecting 30 
the input of the first floating gate tunable resistor to 
either a first voltage or to a second voltage; and 
a second ladder element having a second floating gate 
tunable resistor having a second impedance, an input, 
and an output, and a second switch for alternatively 35 
connecting the input of the second floating gate tunable 
resistor to either the first voltage or to the second 
voltage; 
wherein the output of the first floating gate tunable 
resistor is connected to the output of the second floating 40 
gate tunable resistor and to the inverting input of the 
operational amplifier. 
7. The digital to analog convener of claim 6, further 
comprising a feedback resister coupled between the output 
of the operational amplifier and the inverting input of the 45 
amplifier. 
8. The digital to analog converter of claim 6, wherein the 
first voltage is a reference voltage. 
9. The digital to analog converter of claim 6, wherein the 
second voltage is ground. 
10. The digital to analog converter of claim 6, wherein the 
first floating gate tunable resistor further comprises: 
50 
a first tunneling capacitor having a first connection and a 
second connection, the first connection of the first 
tunneling capacitor being coupled to the first floating 
gate, and the second connection of the first tunneling 
capacitor being adapted to receive a first tunneling 
voltage for resetting a charge on the first floating gate. 
12. The digital to analog convener of claim 10, wherein 
the resistor circuit further comprising: 
a first gate capacitor having a first connection coupled to 
the second drain of the second floating gate transistor, 
and a second connection coupled to the second floating 
gate of the second floating gate transistor; and 
a second gate capacitor having a first connection coupled 
to the second source of the second floating gate tran-
sistor, and a second connection coupled to the second 
floating gate of the second floating gate transistor. 
13. The digital to analog convener of claim 10, wherein 
the second floating gate transistor includes a well, and 
wherein the resistor circuit further comprises: 
a first buffer having an output coupled to the well of the 
second floating gate transistor and an input; 
a first well capacitor having a first connection coupled to 
the second source of the second floating gate transistor 
and a second connection coupled to the input of the first 
buffer; and 
a second well capacitor having a first connection coupled 
to the second drain of the second floating gate transistor 
and a second connection coupled to the input of the first 
buffer. 
14. The digital to analog convener of claim 13, wherein 
the resistor circuit further comprises: 
a third floating gate transistor having a third source, a 
third floating gate, and a third drain; and 
a second tunneling capacitor having a first connection 
coupled to the third floating gate, and a second con-
nection being adapted to receive a second tunneling 
voltage for resetting a charge on the third floating gate. 
* * * * * 
